Please use this identifier to cite or link to this item: http://tainguyenso.dut.udn.vn/handle/DUT/4128
Title: A high precision clock duty cycle calibration design for high bandwidth die to die phy in hyper scale data centers, 5g and machine learning
Authors: Nguyễn, Trần Hồng Đức
Tống, Hồ Thanh Quỳnh
Lê, Công Thành Trung
Keywords: Kỹ thuật Điện tử - Viễn thông;Machine learning;DCC circuit
Issue Date: 2020
Publisher: Trường Đại học Bách khoa - Đại học Đà Nẵng
Abstract: 
DCC circuit is designed for high-speed interfaces such as Double Data Rate (DDR) technique for Machine Learning and 5G. It corrects the distortion of clock signal in the transmission line, or due to variation of the circuit's voltage and temperature. The DCC has improved stability compared with all-analog DCC, and larger correction range, and operating frequency as compared with all-digital DCCs. The DCC is designed based on 10nm FINFET technology and uses Digital block to control Analog blocks by Finite State Machine. which made attainable the output duty cycle correction to 50 ± 0.1% over the input duty-cycle range of 40–60% for up to 2GHz. The supply voltage is from 0.675V - 0.825V and the operation voltage is -40°C to 125°C. The disadvantage of the proposed DCC is having a smaller operating frequency and correction range than all-analog DCC
Description: 
DA.FA.21.035; 90 tr.
URI: http://tainguyenso.dut.udn.vn/handle/DUT/4128
Appears in Collections:DA.Điện tử - Viễn thông

Files in This Item:
File Description SizeFormat Existing users please Login
2.DA.FA.21.035.NguyenTranHongDuc.pdfThuyết minh27.77 MBAdobe PDF
    Request a copy
Show full item record

CORE Recommender

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.