Please use this identifier to cite or link to this item: http://tainguyenso.dut.udn.vn/handle/DUT/4115
Title: A compact high-speed pseudo differential self-bias receiver design for high bandwidth Die to die phy
Authors: Nguyễn, Văn Hùng
Lê, Minh
Keywords: Điện tử - Viễn thông;Bandwidth
Issue Date: 2021
Publisher: Trường Đại học Bách khoa - Đại học Đà Nẵng
Abstract: 
This thesis proposed a circuit design for the compact high-speed self-bias differential receiver under the process node of 10nm with 0.9V I/O voltage and 0.75V core voltage. The result proved that the circuit could perform better with twice as much as the expected frequency specification of 1Ghz. Finally, the netlists from layout were used for post-layout simulation to identify the causes that leaded to deficient results and further analysis for optimizing the whole design
Description: 
DA.FA.21.031; 100 tr
URI: http://tainguyenso.dut.udn.vn/handle/DUT/4115
Appears in Collections:DA.Điện tử - Viễn thông

Files in This Item:
File Description SizeFormat Existing users please Login
2.DA.FA.21.031.NguyenVanHung.pdfThuyết minh34.94 MBAdobe PDFThumbnail
    Request a copy
Show full item record

CORE Recommender

Page view(s) 50

3
checked on Nov 26, 2024

Download(s) 50

6
checked on Nov 26, 2024

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.